This page presents my master’s report

25 MS/s 7 Bit ENOB 2.4 V Swing Successive Approximation Register Analog-to-Digital Converter in 130 nm CMOS

See the next portfolio page for the ADC performance calculator referred in this report